Module Rtl.Language

type t =
| Verilog
| Vhdl
val sexp_of_t : t -> Ppx_sexp_conv_lib.Sexp.t
val file_extension : t -> Hardcaml__.Import.string
val legalize_identifier : t -> Hardcaml__.Import.string -> Hardcaml__.Import.string