Parameter `Make.1-SIM`

val compile : string list -> string -> unit: compile verilog files

val load_sim : ?⁠opts:string -> string -> unit: load simulation along with vpi object

val compile_and_load_sim : ?⁠dump_file:string -> ?⁠opts:string -> Circuit.t -> unit: compile circuit and load simulation