Module Hardcaml.Vcd

VCD (Verilog Change Dump) generation

val wrap : (string -> unit) -> ('i, 'o) Cyclesim.t -> ('i, 'o) Cyclesim.t

wrap a simulator to generate a vcd file

module Gtkwave : sig ... end

Drive the gtkwave waveform viewer